

# A MICROCOMPUTER INTERFACE FOR A DIGITAL AUDIO PROCESSOR-BASED DATA RECORDING SYSTEM

THOMAS L. CROXTON, STANLEY J. STUMP, AND WILLIAM MCD. ARMSTRONG

*Department of Physiology and Biophysics, Indiana University School of Medicine, Indianapolis, Indiana 46223*

**ABSTRACT** An inexpensive interface is described that performs direct transfer of digitized data from the digital audio processor and video cassette recorder based data acquisition system designed by Bezanilla (1985, *Biophys. J.*, 47:437–441) to an IBM PC/XT microcomputer. The FORTRAN callable software that drives this interface is capable of controlling the video cassette recorder and starting data collection immediately after recognition of a segment of previously collected data. This permits piecewise analysis of long intervals of data that would otherwise exceed the memory capability of the microcomputer.

The high capacity data recording system designed by F. Bezanilla (1985) is of great value to practitioners of single-channel recording since it allows storage of two channels of very precise data (16 bit resolution), sampled at an acceptably fast rate (44,100 samples/s), for extended periods of time (up to 3 h). We have, however, encountered technical problems which limit the computerized analysis of data recorded in this way. In particular, when the data are played back it is difficult to accurately or reproducibly select a given interval of data for storage in computer memory. This difficulty prompted us to develop an interface between Bezanilla's data recording system and the model PC/XT microcomputer (IBM Instruments Inc., IBM Corp., Danbury, CT). The interface described herein is capable of retrieving the same interval of data repeatedly and of retrieving contiguous intervals. The latter capability allows analysis of single channel records which greatly exceed in duration the data storage capacity of the computer (<6 s data per 512 kbytes memory).

Our interface consists of a switch box that selects the left or right channel for sampling, a plug-in computer board that multiplexes the 16-bit data for transfer on the 8-bit computer data bus, and an assembly language subroutine that controls the video cassette recorder (VCR) and directs storage of data in sequential memory locations. Two functional modes are available. In the interactive mode the VCR is started and the data array is filled repetitively until a key is pressed. The video tape is then rewound to a position ~20 s before the beginning of the collected data. In the automatic mode the calling program provides a marker of 42 sequential, previously sampled data points. The VCR is started and incoming data are compared with a portion

of this marker. If a match is found the data array is filled with the data that immediately follow the marker. The video tape is then rewound to a position ~20 s before the beginning of the data and control returns to the calling program. If no match is found within an adjustable period of playback (~1 min to 0.5 h), the video tape is rewound ~60 s and the subroutine returns a flag which indicates that data collection was not successful. If the last 42 data points of each record are used as the marker for the next record, sequential subroutine calls in the automatic mode will yield retrieval of contiguous blocks of data.

Although the interface we describe is hardware specific to our instruments and computer, adaptation to other equipment should be straightforward. However, speed limitations of the 8255 interface chip appear to preclude use of this particular interface with IBM AT-type computers that operate at a 6–8 MHz clock speed. Our interface hardware is depicted in Fig. 1. Total cost for the computer board and additional components is ~\$150. The digital output stage designed by Bezanilla provides word clocks for the right and left data channels and 16 parallel data lines. In our digital audio processor (DASS 501; Unitrade Inc., Philadelphia, PA) these signals are available on a 25-pin connector at the rear of the chassis. A ribbon cable extension is used to connect these lines to a similar connector mounted on one side of a 5" × 2.5" × 1.5" plastic box. Point-to-point wiring within the box connects the data lines to a 37-pin connector mounted on the opposite side of the box, connects the clock lines to a channel selector switch, and routes control lines for the VCR from the 37-pin connector to a 5-pin hex connector. A second ribbon cable extension connects the 37-pin connector of the switch box to the matching connector of a plug-in computer board.

The computer board we now employ (model PIO12,

This work was supported by U.S. Public Health Service grants DK36575 and DK07554.




FIGURE 1 Electronic circuitry of digital interface. The parallel digital output of the digital audio processor is routed to ports A and B of an 8255 programmable peripheral interface chip on a PIO12 computer board. The 8255 is programmed to convert each 16-bit data word to two 8-bit words for transfer on the computer bus. Wiring between a DB-25 connector and a DC-37 connector in the switch box facilitates connection of the digital audio processor to the PIO12 computer card. Choice of digital audio processor data channel is made by switch selection of the clock signal to be connected to handshaking inputs of the 8255 port C. Components added to the PIO12 card activate the play, rewind, and stop functions of the video cassette recorder via optoisolators under the control of bits 6 and 7 of port C.

MetraByte Corp., Taunton, MA 02780) was modified to allow computerized control of the VCR. This board contains an 8255 programmable peripheral interface chip (Intel Corp., Santa Clara, CA), a data bus buffer, and an address decoder. An unused area at the top of the circuit board provides ample room for wire wrap integrated circuit sockets which house the additional components shown in Fig. 1. Connections from the added components to the existing board may be made with short jumpers soldered to the circuit side of the board. The only other modification required is the removal of power supply voltages from pins 12, 14, 16, and 18 of the 37-pin connector so that these lines may be used for VCR control. The  $-5$  V,  $-12$  V, and  $+12$  V lines are not required and are best interrupted by cutting three circuit board traces near their contacts with the computer bus. Removal of  $+5$  V from pin 18 requires cutting of two wide traces which approach the top and bottom of the 37-pin connector on the component side of the board and installation of a jumper to reconnect these two  $+5$  V traces.

The play, stop, and rewind functions of our VCR (model SL-HF450; Sony Corp. of America, Long Island City, NY) are normally triggered by depressing SPST switches located on the front panel. Modification of this VCR consists simply of mounting a 5-pin hex connector to the back panel and connecting pins to ground and to the ungrounded sides of the play, stop, and rewind switches.

These lines are connected, via the switch box, to three 4N36 optoisolators mounted on the PIO12 circuit board. Activating one of the optoisolators is equivalent to depressing the corresponding switch of the VCR.

The software that drives the data transfer is written for the Microsoft MACRO ASSEMBLER and is intended to be linked with a Microsoft FORTRAN calling program. A brief overview of the algorithm follows. Details of the algorithm and instructions for calling the subroutine are provided in the remarks of the source code listed in Fig. 2. The 8255 is programmed for strobed input of ports A and B. In this configuration, bits 0–5 of port C are used for handshaking. The data word is latched into ports A and B by directing the selected clock signal to bits 2 and 4 of port C. The microcomputer samples bit 0 of port C (INTR B) to determine when the data word has been latched. The word is then input to a microcomputer register and is stored in memory. Memory is addressed in paragraphs of 8 points (16 bytes) each. Between each paragraph the segment register is incremented and the offset register is reduced by 16. Data collection ceases when the required number of paragraphs of data has been stored. Detection of keyboard entry is made via function calls to the disk operating system (Microsoft DOS).

In the automatic mode the program is provided with a marker consisting of 42 previously sampled points. A 32-bit template is constructed from the least significant



face is occasional failure of the subroutine to detect the marker. This occurs <1% of the time. Often, a second subroutine call with the same marker will execute correctly. We believe this failure to result from misreading of the video tape.

The authors will be pleased to provide interested readers with diskette copies of the subroutine listed in Fig. 2 and its assembled object code. Such requests should include a

formatted diskette in a stamped, self-addressed diskette mailer.

*Received for publication 23 February 1987 and in final form 17 June 1987.*

#### REFERENCE

- Bezanilla, F. 1985. A high capacity data recording device based on a digital audio processor and a video cassette recorder. *Biophys. J.* 47:437-441.